CY7C1470BV25-250AXI
现货，推荐
符合RoHS标准
无铅

CY7C1470BV25-250AXI

数据手册
封装

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1470BV25-250AXI
CY7C1470BV25-250AXI
数据手册


商品详情

  • ECC
    N
  • Frequency
    250 MHz
  • 密度
    72 MBit
  • 峰值回流温度
    260 °C
  • 工作温度 范围
    -40 °C 至 85 °C
  • 工作电压 范围
    2.38 V 至 2.63 V
  • 引线球表面
    Pure Sn
  • 接口
    Parallel
  • 数据宽度
    x 36
  • 架构
    NoBL, Pipeline
  • 片上端接
    N
  • 系列
    NoBL
  • 组织(X x Y)
    2Mb x 36
  • 读取延迟(周期)
    1
  • 质量等级
    Industrial
  • 银行切换
    N

推荐的
OPN
CY7C1470BV25-250AXI
产品状态 active and preferred
英飞凌封装名称
PG-TQFP-100
封装名 TQFP-100 (51-85050)
封装尺寸 144
封装类型 TRAY
湿度 3
防潮封装 DRY
无铅 Yes
无卤素 Yes
符合RoHS标准 Yes
封装产地
TW
晶圆产地
US

产品状态
Active
英飞凌封装名称
PG-TQFP-100
封装名 TQFP-100 (51-85050)
封装尺寸 144
封装类型 TRAY
湿度 3
防潮封装 DRY
无铅
无卤素
符合 RoHS 标准
封装产地
TW
晶圆产地
US
The CY7C1470BV25-250AXI is a 72-Mbit synchronous pipelined burst SRAM (2M × 36) using NoBL™ logic to support true back-to-back reads/writes with zero wait states. It runs from a single 2.5 V supply with 2.5 V VDDQ I/O, supports 250 MHz operation, and delivers up to 3.0 ns clock-to-output. Byte write and a ZZ sleep mode are included, and an on-chip burst counter enables up to four-word linear or interleaved bursts.

特性

  • 72-Mbit sync pipelined burst SRAM
  • 2.375–2.625 V core supply (VDD)
  • 2.5 V I/O supply (VDDQ)
  • 250 MHz bus ops, zero wait states
  • tCO max 3.0 ns (250 MHz)
  • Fully registered inputs and outputs
  • Unlimited back-to-back read/write
  • On-chip burst counter, up to 4
  • Linear or interleaved burst order
  • Byte Write via BWx byte selects
  • CEN suspends operation (stall)
  • ZZ sleep mode with data integrity

产品优势

  • No wait states boosts throughput
  • 250 MHz supports fast datapaths
  • Pipelined I/O eases timing closure
  • 3.0 ns tCO reduces read latency
  • Back-to-back ops maximize bus use
  • Burst up to 4 cuts addr overhead
  • Burst order adapts to host logic
  • Byte Write avoids read-modify-write
  • CEN stalling enables clock gating
  • ZZ sleep preserves data at standby
  • Tri-state control avoids contention
  • 2.5 V supplies simplify integration

应用

文档

设计资源

合作伙伴解决方案

开发者社区