CY7C1480BV33-167AXI
现货，推荐
符合RoHS标准
无铅

CY7C1480BV33-167AXI

数据手册
封装

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1480BV33-167AXI
CY7C1480BV33-167AXI
数据手册


商品详情

  • ECC
    N
  • Frequency
    167 MHz
  • 密度
    72 MBit
  • 峰值回流温度
    260 °C
  • 工作温度 范围
    -40 °C 至 85 °C
  • 工作电压 范围
    3.14 V 至 3.63 V
  • 引线球表面
    Pure Sn;Ni/Pd/Au
  • 接口
    Parallel
  • 数据宽度
    x 36
  • 架构
    Standard Sync, Pipeline SCD
  • 片上端接
    N
  • 系列
    Standard Sync
  • 组织(X x Y)
    2Mb x 36
  • 读取延迟(周期)
    1
  • 质量等级
    Industrial
  • 银行切换
    N

推荐的
OPN
CY7C1480BV33-167AXI
产品状态 active and preferred
英飞凌封装名称
PG-TQFP-100
封装名 TQFP-100 (51-85050)
封装尺寸 72
封装类型 TRAY
湿度 3
防潮封装 DRY
无铅 Yes
无卤素 Yes
符合RoHS标准 Yes
封装产地
TW
晶圆产地
US

产品状态
Active
英飞凌封装名称
PG-TQFP-100
封装名 TQFP-100 (51-85050)
封装尺寸 72
封装类型 TRAY
湿度 3
防潮封装 DRY
无铅
无卤素
符合 RoHS 标准
封装产地
TW
晶圆产地
US
CY7C1480BV33-167AXI is a 72-Mbit pipelined synchronous SRAM organized as 2M × 36 with registered inputs/outputs for 3-1-1-1 burst operation up to 167 MHz. It uses a 3.3 V core supply with 2.5 V/3.3 V JESD8-5 compatible I/O, supports interleaved or linear bursts via an on-chip 2-bit counter, and provides byte writes (BWE/BWX) plus global write (GW). Asserting ZZ enters sleep mode and preserves data integrity.

特性

  • Bus operation up to 250 MHz
  • 3.0 ns max clock-to-output tCO
  • Registered I/O for pipelining
  • High-performance 3-1-1-1 access
  • 2-bit wraparound burst counter
  • Linear or interleaved burst (MODE)
  • ADSP/ADSC address strobes
  • ADV increments burst address
  • Byte write via BWE and BWX
  • Global write (GW) all bytes
  • Asynchronous OE tri-state control
  • ZZ sleep mode with data retention

产品优势

  • 250 MHz supports high throughput
  • 3.0 ns tCO lowers read latency
  • Pipelining boosts system clock rate
  • 3-1-1-1 speeds burst transfers
  • On-chip counter cuts external logic
  • Burst modes fit CPU bus types
  • ADSP/ADSC simplifies bus interfacing
  • ADV enables fast sequential fetches
  • Byte write reduces write bandwidth
  • Global write speeds full updates
  • Tri-state eases bus sharing
  • Sleep mode reduces idle power

应用

文档

设计资源

合作伙伴解决方案

开发者社区