CY7C25632KV18-450BZC
现货,推荐

CY7C25632KV18-450BZC

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C25632KV18-450BZC
CY7C25632KV18-450BZC


商品详情

  • Frequency
    450 MHz
  • 密度
    72 MBit
  • 峰值回流温度
    260 °C
  • 工作温度 范围
    0 °C 至 70 °C
  • 工作电压 范围
    1.7 V 至 1.9 V
  • 引线球表面
    Sn/Pb
  • 接口
    Parallel
  • 系列
    QDR-II+, ODT
  • 组织(X x Y)
    4M x 18
  • 质量等级
    Commercial

OPN
CY7C25632KV18-450BZC
产品状态 active and preferred
英飞凌封装名称
封装名 FBGA-165 (51-85180)
封装尺寸 272
封装类型 TRAY
湿度 3
防潮封装 DRY
无铅 No
无卤素 Yes
符合RoHS标准 No
封装产地
TH
晶圆产地
TW

产品状态
Active
英飞凌封装名称
封装名 FBGA-165 (51-85180)
封装尺寸 272
封装类型 TRAY
湿度 3
防潮封装 DRY
无铅
无卤素
符合 RoHS 标准
封装产地
TH
晶圆产地
TW
CY7C25632KV18-450BZC is a 72-Mbit QDR II+ synchronous pipelined SRAM (4M × 18) with separate read and write ports for concurrent transactions and no bus turn-around. It supports four-word burst transfers with 2.5-cycle read latency and DDR I/O up to 450 MHz clock. Operates from 1.7 V to 1.9 V core and 1.4 V to VDDQ I/O supplies, and integrates ODT, PLL, QVLD, and JTAG boundary scan.

特性

  • 550 MHz clock (1100 MHz DDR data)
  • Separate read and write data ports
  • Concurrent read/write transactions
  • Four-word burst architecture
  • 2.5-cycle read latency (DOFF HIGH)
  • 1-cycle read latency mode (DOFF LOW)
  • Two input clocks (K and K)
  • Echo clocks CQ/CQ for data capture
  • QVLD pin indicates valid read data
  • On-die termination for D/BWS/K
  • PLL runs down to 120 MHz
  • Core VDD 1.7 V to 1.9 V

产品优势

  • High bandwidth for fast DSP/ASIC
  • No bus turn-around delays
  • Read and write run in parallel
  • Lower address bus frequency
  • Deterministic 2.5-cycle reads
  • 1-cycle reads for low latency
  • Simpler DDR timing with K/K
  • Easier high-speed data capture
  • QVLD reduces timing margin effort
  • ODT cuts external termination BOM
  • PLL improves data placement margin
  • 1.8 V core reduces power vs 2.5 V

应用

文档

设计资源

开发者社区