Background for document preview
Background for thumbnail

AN224432 - Multi core handling in TRAVEO T2G family

This application note provides useful information for multi-core (multi-CPU) handling in TRAVEO T2G MCUs. A TRAVEO T2G MCU can have up to three Arm® Cortex®-M CPUs. Multi-CPU architecture helps in improving system performance and efficiency. This document describes how to perform exclusive control, synchronization, and pass data between the different CPUs. In addition, the document provides an overview of cache coherency issues that occur between CPUs with cache and other masters, and suggests methods to avoid the issue in different scenarios.

556.11 KB
29/11/2023