CY7C1049GN-10VXIT
现货,推荐
符合RoHS标准
无铅

CY7C1049GN-10VXIT

Content could not be loaded

Unfortunately, we were unable to load the content for this section. You may want to refresh the page or try again later.

CY7C1049GN-10VXIT
CY7C1049GN-10VXIT


商品详情

  • 密度
    4 MBit
  • 峰值回流温度
    260 °C
  • 工作温度 范围
    -40 °C 至 85 °C
  • 工作电压 范围
    4.5 V 至 5.5 V
  • 工作电压 (VCCQ) 范围
    4.5 V 至 5.5 V
  • 引线球表面
    Pure Sn
  • 接口
    Parallel
  • 目前计划的可用性至少到
    2033
  • 系列
    FAST SRAM
  • 组织(X x Y)
    512K x 8
  • 质量等级
    Industrial
  • 速度
    10 ns

OPN
CY7C1049GN-10VXIT
产品状态 active and preferred
英飞凌封装名称
封装名 SOJ-36 (51-85090)
封装尺寸 500
封装类型 TAPE & REEL
湿度 3
防潮封装 DRY
无铅 Yes
无卤素 Yes
符合RoHS标准 Yes
预估长期供货截止日期 2033
产品发布日期 03/2022
封装产地
TW
晶圆产地
TW

产品状态
Active
英飞凌封装名称
封装名 SOJ-36 (51-85090)
封装尺寸 500
封装类型 TAPE & REEL
湿度 3
防潮封装 DRY
无铅
无卤素
符合 RoHS 标准
预估长期供货截止日期 2033
产品发布日期 03/2022
封装产地
TW
晶圆产地
TW
CY7C1049GN-10VXIT is a 4-Mbit (512K × 8) fast asynchronous CMOS SRAM with 10 ns address access. It operates from 4.5 V to 5.5 V over -40°C to 85°C, provides TTL-compatible I/O levels, and supports automatic CE power-down (ISB2 8 mA max, CMOS inputs) plus 1.0 V data retention for battery backup. This variant is offered in a Pb-free 36-pin molded SOJ (V) package, supplied tape-and-reel.

特性

  • 512K × 8-bit SRAM organization
  • tAA access time down to 10 ns
  • VCC options: 1.65–5.5 V families
  • ICC 45 mA max at 100 MHz
  • ISB2 standby 8 mA max (CMOS)
  • ISB1 standby 15 mA max (TTL)
  • OE/CE/WE control read and write
  • Three-state I/O when deselected
  • Data retention at VCC = 1.0 V
  • ICCDR 8 mA max at VCC = 1.2 V
  • tRC read cycle time 10 ns
  • tDOE OE to data 4.5 ns max

产品优势

  • Fits 8-bit MCU memory maps
  • 10 ns access supports fast buses
  • Drop-in across 1.8/3.3/5 V rails
  • Predictable power at high speed
  • Lower standby draw in idle mode
  • TTL input mode eases interfacing
  • Simple async interface, no clock
  • High-Z I/O enables shared bus
  • Keeps data with backup supply
  • Low retention current saves energy
  • Short read cycle cuts latency
  • Fast OE improves bus turnarounds
文档

设计资源

开发者社区